: Electrical device characterization for solution processed IZO (7:3 oxide ratio) TFTs annealed at 225 °C for 2h on ALD grown Al 2 O 3 , (150 °C, thickness 100nm). a) Transfer curve at V DS = 1 & 5V, W/L =10, b) output curve, Vg 0-30V step 5V. c) Constant current stress measurements (5µA); ∆Vt after 50,000 s = 0.9 V, d) tabulation of TFT parameters. 1.E-11
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Frequency (Hz) respectively (see arrows below). Energy loss peak at ~2eV is due to electrons elastically scattered from hydrogen. The measurements reveal a higher concentration of hydrogen in spin coated alumina films compared to ALD grown alumina. b) (1) 2.8152(6) O(7)-C (7) 1.445(3) La(1)-Cl (2) 2.8620(5) C(7)-C(8) 1.501(3) La(1)-La (1)#1 3.9627(2) C(7)-H (7) 1.0000
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2.E-10 Figure S16 XPS depth profiling for solution processed LaAlO 3 from alkoxides. Carbon 1s peak shows presence of surface carbon plus reminder of residual carbon from sol-gel condensation as we sputter through film. Analysis of carbon content (5 th cycle to negate surface contamination) shows carbon content remains largely independent with increased La doping Table S3 . Figure S17. C v F MIM device dielectric characterization of aqueous solution processed low temperature AlO 3 and LaAlO 3 films annealed at <275 °C prepared from metal nitrate salts dissolved in electronics grade water (thickness 145 and 90 nm respectively), (MIM device structure, radius 250 µm). Figure S18 . Hybrid TFT's were fabricated on self-assembled monolayer (SAM) surface modified solution processed La 2 AlO 3 dielectric layers (92nm). The SAM surface modification used H 3 PO 4 for (1-2) and octadecyltrichlorosilane (OTS) for (3), in an analogous manner as previously reported when using SiO 2 or Al 2 O 3 as the dielectric layer. For the top-gate DPP-T-TT devices we spin coated a layer of LaAlO 3 on top of DPP-DTT. An orthogonal intermediate organofluorine layer (25-50nm) was first spin coated on top of DPP-DTT to avoid solvent dissolution/swelling of the underlying DPP-DTT layer. The combined stack was then annealed at 200 °C to form the LaAlO 3 dielectric layer. Optical microscopy of the hybrid stack revealed formation of hairline cracks during the annealing of the amorphous oxide layer on top of the polymer semiconductor. Hence, a layer of organic insulator (<25nm) was deposited on top of the metal oxide layer in order to prevent electrical shorting.
Completed devices (W = 1000, µm, L = 20µm) demonstrate good transistor characteristics thus illustrating that with further process optimisation our low temperature high-K dielectric may even be used as a top-gate dielectric for organic semiconductors.
(1) C 8 -BTBT Step -1 to -8 V 
